 |
|
3D IC Track
|
 |
Speeding up CoWoS Interposer Routing with Cadence OmniRoute and AI based SI Optimization
Cadence Design Systems
|
 |
Abstract
All HPC/AI customers doing CoWoS and SoW designs benefit from the solution? e.g., 3-5X faster design cycles, quicker tapeout,
|
|
Legal Notice
TSMC is not responsible for the content, accuracy, or reliability of any of the presentations at the TSMC Open Innovation Platform Ecosystem Forum. Furthermore, posting the presentation abstracts on TSMC's corporate website does not constitute an endorsement of the content of those presentations by TSMC. Any liability arising from the contents of any of the presentations is the responsibility of the presenter itself, and not TSMC.
|
|
