3D IC Track   

Shift-Left Quality Screening for Chiplet-Based Architectures Using Telemetry-Based Analytics

proteanTecs / Amkor Technology
Abstract
This shift-left methodology enables manufacturers to improve die-level quality, increase confidence in KGD and KGS, reduce downstream quality risk, improve DPPM, and avoid allocating assembly and test resources to material that is flagged as a potential defect. For advanced chiplet-based manufacturing, die-level parametric visibility at wafer sort provides the missing data source for identifying marginal behavior early in the production flow, enabling higher-quality dies to be selected as better candidates for packaging and supporting more robust quality disposition decisions prior to assembly.
Legal Notice
TSMC is not responsible for the content, accuracy, or reliability of any of the presentations at the TSMC Open Innovation Platform Ecosystem Forum. Furthermore, posting the presentation abstracts on TSMC's corporate website does not constitute an endorsement of the content of those presentations by TSMC. Any liability arising from the contents of any of the presentations is the responsibility of the presenter itself, and not TSMC.
Copyright© 2026 Taiwan Semiconductor Manufacturing Company Limited. All Rights Reserved.