 |
|
3D IC Track 14:50 – 15:10
|
 |
LPDDR6 and UCIe interface routing automation and optimization use cases using ASR
Cadence Design Systems / Socionext
|
 |
Abstract
30% TAT reduction
|
|
Legal Notice
TSMC is not responsible for the content, accuracy, or reliability of any of the presentations at the TSMC Open Innovation Platform Ecosystem Forum. Furthermore, posting the presentation abstracts on TSMC's corporate website does not constitute an endorsement of the content of those presentations by TSMC. Any liability arising from the contents of any of the presentations is the responsibility of the presenter itself, and not TSMC.
|
|
